ASM86 MACRO ASSEMBLER POCKET REFERENCE

CONTENTS

8086 Register Model	1		1
Operand Summary	2	_	
Second Instruction Byte Summary	2		N
Operand Address (EA) Timing (Clocks)	2		
Memory Segmentation Model	3		37
8086/8088 Instructions	4		7
186 Instructions	36		
8087 Instructions	41		1
Assembler Controls Summary	71		
ASM86 Invocation	73		N
Assembler Directives	74		ل ان
Processor Reset Register Initialization	75		~
Processor Reset Register Initialization	75		
MCS-86 Reserved Locations	77	- 1	
APX 86/88/186 Instruction Set Matrix	77	والمراجع والمراجع	3
Clocks for MOD186 Operation	19		
		11	70
		11	-
		-	زائت
			_
		11	
		11	
			فهلنت
		-11	

All Mnemonics Copyright @ Intel Corp., 1980, 1982

i

PAGE

8086 Register Model

AX:	AH	AL	ACCUMULATOR	_
BX:	ВН	BL	BASE	
CX:	СН	CL	COUNT	
DX:	DH DL		DATA	1
			1	_
	S	Р	STACK POINTER	- 1
	В	P	BASE POINTER	- 1
	5	SI	SOURCE INDEX	
	DI		DESTINATION INDEX	
			•	
	IP		STACK POINTER	
	FLAGS, FLAGS		STATUS FLAGS	
	_		l	
		S	CODE SEGMENT	\neg
	DS		DATA SEGMENT	
	SS		STACK SEGMENT	Γ
	ES		EXTRA SEGMENT	
			•	

X X X X OF DF IF TF SF ZF X AF X PF X CF

X = Don't Care

the symbol FLAGS to represent the file:

Instructions that reference the flag register file as a 16-bit object use

0

Flags

15

CF: CARRY FLAG

PF: PARITY FLAG SF: SIGN FLAG

ZF: ZERO FLAG

AF: AUXILIARY CARRY - BCD

DF: DIRECTION FLAG (STRINGS) IF: INTERRUPT ENABLE FLAG OF: OVERFLOW FLAG (CF SF)

TF: TRAP (SINGLE STEP FLAG)

Operand Summary

"reg" field Bit Assignments:

Word Operand	Byte Operand	Segment
000 AX 001 CX 010 DX 011 BX 100 SP 101 BP 110 SI 111 DI	000 AL 001 CL 010 DL 011 BL 100 AH 101 CH 110 DH 111 BH	00 ES 01 CS 10 SS 11 DS

Second Instruction Byte Summary

mod	XXX	r/m	

mod	Displacement
00	DISP = 0°, disp-low and disp-high are absent
	DISP = disp-low sign-extended to 16-bits, disp-high is absent
10	DISP = disp-high: disp-low
11	r/m is treated as a "reg" field

r/m	Operand Address
000	(BX) + (SI) + DISP
001	(BX) + (DI) + DISP
010	(BP) + (SI) + DISP
011	(BP) + (DI) + DISP
100	(SI) + DISP
101	(DI) + DISP
110	(BP) + DISP*
111	(BX) + DISP

DISP follows 2nd byte of instruction (before data if required).

Operand Address (EA) Timing (Clocks):

Add 4 clocks for word operands at ODD ADDRESSES. Immed Offset = 6


Base (BX, BP, SI, DI) = 5 Base + DISP = 9

Base + Index (BP + DI, BX + SI) = 7

Base + Index (BP + SI, BX + DI) = 8 Base + Index (BP + DI, BX + SI) + DISP = 11

Base + Index (BP + SI, BX + DI) + DISP = 12

Memory Segmentation Model



Segment Override Prefix

0 0 1 reg 1 1 0

Timing: 2 clocks

111

ומ וז

11 22

11 2

TIE

-

Use of Segment Override

Operand Register	Default	With Override Prefix
IP (code address)	cs	Never
SP (stack address)	SS	Never
BP (stack address or stack marker)	SS	BP + DS or ES, or C
SI or DI (not incl. strings)	DS	ES, SS, or CS
SI (implicit source addr for strings)	DS	ES, SS, or CS
DI (implicit dest addr for strings)	ES	Never

^{*}except if mod = 00 and r/m = 110 then EA = dlsp-high: disp-low.

8086/8088 Instructions


Notes for 8086/8088 Instructions

The individual instruction descriptions are shown by a format box such as the following:

Opcode	m/op/r/m	Data	

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction.
 The actual opcode generated is defined in the "Opcode" column of the instruction table that follows each format box.
- m/op/r/m is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (m), a 3-bit register field (op), and a 3-bit register or memory (r/m) field.
- Dashed blank boxes following the m/op/r/m box are for any displacement required by the mode field.
- Data is for a byte of immediate data.
- A dashed blank box following a Data box is used whenever the immediate operand is a word quantity.



AAA = ASCII Adjust for Addition

Opcode

Opcode	Clocks	Operation
37	4	adjust AL, flags, AH

AAD = ASCII Adjust for Division

Long——Opco	ode	
Opcode	Clocks	Operation
D5,0A	60	Adjust AL, AH prior to division

AAM = ASCII Adjust for Multiplication

Long——Opc	ode	
Opcode	Clocks	Operation
D4,0A	83	Adjust AL, AH after multiplication

AAS = ASCII Adjust for Subtraction

Opcode		
Opcode	Clocks	Operation
3F	4	adjust AL, flags, AH

ADC = Integer Add with Carry

Memory/Reg + Reg

		_	 _	_
Opcode	mod reg r/m		 	┙

	11100	109.7	
	Opcode	Clocks	Operation
Byte	12 12	3 9+EA	Reg8 + CF + Reg8 + Reg8 Reg8 + CF + Reg8 + Mem8

Word 13 3 Reg16 + CF + Reg16 + Reg16 13 9 + EA Reg16 + CF + Reg16 + Reg16 11 16 + EA Mem16 + CF + Mem16 +

Reg16

Immed to AX/AL

Оро	pcode Data		
	Opcode	Clocks	Operation
Byte	14	4	AL +CF + AL + Immed8
Word	15	4	AX + CF + AX + Immed16

Immed to Memory/Reg

83

83

Opco	ode mod 01	0 r/m	Data
	Opcode	Clocks	Operation
Byte	80 80	4 17+EA	Reg8 + CF + Reg8 + Immed8 Mem8 + CF + Mem8 + Immed8
Word	81	4	Reg16 + CF + Reg16 + Immed16
	81	17+EA	Mem16 ←CF + Mem16 + immed16

Immed8

17+EA

Reg16 - CF + Reg16 + Immed8

Mem16 +- CF + Mem16 +

ADD = Integer Addition

Memory/Reg + Reg

	Opcode	Clocks	Operation
Byte	02	3	Reg8 ←Reg8 + Reg8
	02	9+EA	Reg8 ←Reg8 + Mem8
	00	16+EA	Mem8 ←Mem8 ÷ Reg8
Word	03	3	Reg16 - Reg16 + Reg16
	03	9+EA	Reg16 - Reg16 + Mem16

Mem16 - Mem16 + Reg16

Immed to AX/AL

TIN

TE

01

Opcode	Data	a	
Орсо	de	Clocks	Operation
04 05		4	AL + AL + Immed8 AX + AX + Immed16

16+EA

Immed to Memory/Reg

Орсо	ode mod 00	0 r/m	Data
	Opcode	Clocks	Operation
Byte	80	4	Reg8 -Reg8 + Immed8
	80	17 + EA	Mem8 -Mem8 + Immed8
Word	81	4	Reg16 ←Reg16 + Immed16
	81	17+EA	Mem16 ←Mem16 + Immed16
	83	4	Reg16 ←Reg16 + Immed8
	83	17+EA	Mem16 ←Mem16 + Immed8

AND = Logical AND

Memory/Reg with Reg

Opcode mod		reg r/m	二工二コ
	Opcode	Clocks	Operation
Byte	22	3	Reg8 ← Reg8 AND Reg8
	22	9÷EA	Reg8 ← Reg8 AND Mem8
	20	16÷EA	Mem8 ← Mem8 AND Reg8
Word	23	3	Reg16 + Reg16 AND Reg16
	23	9+EA	Reg16 + Reg16 AND Mem16
	21	16+EA	Mem16 + Mem16 AND Reg16

Clocks

Data

Data

Immed to AX/AL

Opcode

	Opcode	Clocks	Operation
Byte Word	24 25	4 4	AL -AL AND Immed8 AX -AX AND Immed16

Immed to Memory/Reg

Opcode mod 100 r/m

Opcode

80	4	Reg8 - Reg8 AND Immed8
80	17+EA	Mem8 - Mem8 AND Immed8
81	4	Reg16 ← Reg16 AND Immed16
81	17+EA	Mem16 ← Mem16 AND Immed16
	80 81	80 17+EA 81 4

Operation

CALL = Call

Within segment or group, IP relative

		, , , , , , , , , , , , , , , , , , , ,	•
Opcode	DispL	DispH	
Орсо	de Clo	cks Oper	ation
E8	1	9 IP ← link	P+Disp16—(SP) ←return
Within seg	ment or g	group, Indi	rect

Opcode	mod (010 r/m		
0		Oleak	Operation	
Opco	ode	Clocks	s Operation	
FF	=	16	IP ←Reg16—(SP) ← return	
FF		21 + E/		
FF	=	21 + E/	A IP ← Mem16—(SP) ← retur	n link

Inter-segment or group. Direct

Opcode	offse	et	offset	segbase	segbase	segbase
Ор	code	CI	ocks	Operation		
•	9A		28	CS ← segba	ase	

IP - offset

Inter-segment or group, Indirect

11 12

Opcode	mod	011 r/m	ニエニコ
Оро	ode	Clocks	Operation
F	F	37 + EA	CS ← segbase

CBW = Convert Byte to Word

Opcode Clocks

Opcode convert byte in AL to word in AX 2 98

Operation

CLC = Clear Carry Flag

Opcode Clocks Operation Opcode

clear the carry flag 2 F8

CLD = Clear Direction Flag

Opcode

Operation Clocks Opcode 2 clear direction flag FC

CLI = Clear Interrupt Enable Flag Clocks

FΑ 2 clear interrupt flag

Operation

CMC = Complement Carry Flag

Opcode

Opcode

Opcode Clocks Operation

2 complement carry flag F5

CMP = Compare Two Operands

Memory/Reg with Reg

mod reg r/m Opcode

Operation Clocks Opcode

flags - Reg16 - Mem16

flags - Mem16 - Reg16

AL - Immed8

AX - Immed16

Data

flags - Reg8 - Immed8

flags - Mem8 - Immed8

flags - Reg16 - Immed16

flags - Reg16 - Immed8

flags -Mem16 - Immed8

flags + Mem16 - Immed16

flags

flags

Operation

flags - Reg8 - Reg8 38 3 Byte flags - Reg8 - Mem8 38 9+EA ЗА 9+EA flags - Mem8 - Reg8 flags - Reg16 - Reg16 39 3 Word

9+EA

9+EA

Immed to AX/AL

39

3B

3C

3D

Opcode

83

99

Byte

Word

1

11

n

11

41

11 2

HT E

7 2

Opcode Data Opcode Clocks Operation

Immed to Memory/Reg

Opcode mod 111 r/m Clocks

80 Byte 10+EA 80 81 Word 81 10+EA 83

CWD = Convert Word to Doubleword

10 + EA

Opcode

Clocks Operation Opcode convert word in AX to 5

doubleword in DX:AX

DAA = Decimal Adjust for Addition

Opcode

Operation Opcode Clocks adjust AL, flags, AH 27

DAS = Decimal Adjust for Subtraction

Opcode

Opcode

Operation Clocks

2F 4 adjust AL, flags, AH

DEC = Decrement by 1

Word Register

Opcode + reg

Clocks Operation Opcode 2 Reg16 - Reg16 - 1 48 + rea

Memory/Byte Register

mod 001 r/m Opcode

Opcode Clocks Operation Byte FE 3 Reg8 - Reg8 - 1 FE 15+EA Mem8 - Mem8 - 1 FF 15 + EA Mem16 - Mem16 - 1 DIV = Unsigned Division

Memory/Reg with AX or DX:AX

mod 110 r/m Opcode

Opcode Clocks Operation

Byte F6 80-90 AH.AL - AX / Reg8 F6 AH,AL + AX / Mem8 (86-96)+EA

F7 DX,AX - DX:AX / Reg16 Word 144-162 F7 (150-168) + EA DX,AX - DX:AX / Mem16

ESC = Escape

D8+i

D8+1

n

77

77

7

11 2

T

e mel

TIE

n e

0

2

Opcode + i mod xxx r/m Opcode Clocks Operation

> data bus + (EA) data bus - (EA)

8+EA

HLT = Halt

Opcode Opcode Clocks Operation F4 2 halt operation

IDIV = Signed Division

Memory/Reg with AX or DX:AX

Opcode	mod	111 r/m		
Onc		Clocks	Operation	

AH,AL -AX / Reg8 Byte F6 101-112 (107-118)+EA AH,AL +AX / Mem8 F6 165-184 DX,AX - DX:AX / Reg16 F7 Word (171-190)+EA DX,AX + DX:AX / Mem16 F7

Word

IMUL = Signed Multiplication

Memory/Reg with AL or AX

Оро	code mo	d 101 r/m	
	Opcode	Clocks	Operation
Byte	F6 F6	80-98 (86-104)÷EA	AX - AL*Reg8 AX - AL*Mem8

128-154

DX:AX -AX*Reg16

(134-160)+EA DX:AX - AX*Mem16

IN = Input Byte, Word

F7

Fixed port

Word

Оро	code	Port	
	Opcode	Clocks	Operation
Byte	E4	10	AL -Port8
	E5	10	AX → Port8

Variable port Opcode

	Opcode	Clocks	Operation
Word	EC ED	8 8	AL +Port16(in DX) AX +Port16(in DX)

INC = Increment by 1

Op	ocode+reg]	
	Opcode	Clocks	Operation
	40+reg	2	Reg16 - Reg16 + 1
Men	nory/Byte	Register	
Ор	code mod	000 r/m	
Ор	Code mod	000 r/m	Operation

15+EA

Mem16 - Mem16 + 1

= Interrupt INTO

Word

T n

111


11 7

11 0

ne

Opcod	de	type	
(Opcode	Clocks	Operation
	CC CD CE	52 51 53 or 4	Interrupt 3 Interrupt 'type' Interrupt4 if FLAGS.OF=1, else NOP

IRET = Return from Interrupt



Jcond = Jump on Condition

Operation

if condition is true then do; sign-extend displacement to 16 bits; IP+IP + sign-extended displacement; end if:

Format

Ulliat				
Opcode	Disp			
Opcode	Clocks	Operation	cond =	***
77	16 or 4	jump if above	JA	E
73	16 or 4	jump it above or equal	JAE	1
72	16 or 4	jump if below	JB	
76	16 or 4	jump if below or equal	JBE	
72	16 or 4	jump if carry set	JC	
74	16 or 4	jump if equal	JE	
7F	16 or 4	jump if greater	JG	
7D	16 or 4	jump if greater or equal	JGE	
7C	16 or 4	jump if less	JL	
7E	16 or 4	jump if less or equal	JLE	-
76	16 or 4	jump if not above	JNA	1
72	16 or 4	jump if neither above nor equal	JNAE	
73	16 or 4	jump if not below	JNB	1.00
77	16 or 4	jump if neither below nor equal	JNBE	
73	16 or 4	jump if no carry	JNC	
75	16 or 4	jump if not equal	JNE	
7E	16 or 4	jump if not greater	JNG	
7C	16 or 4	jump if neither greater nor equal	JNGE	-
7D	16 or 4	jump if not less	JNL	<u> </u>
7F	16 or 4	jump if neither less nor equal	JNLE	
71	16 or 4	jump if no overflow	JNO	- 1
7B	16 or 4	jump if no parity	JNP	-
79	16 or 4	jump if positive	JNS	
75	16 or 4	jump if not zero	JNZ	7
70	16 or 4	jump if overflow	JO	1
7A	16 or 4	jump if parity	JP	
7A	16 or 4	jump if parity even	JPE	3
7B	16 or 4	jump if parity odd	JPO	net l
78	16 or 4	jump if sign	JS	
74	18 or 6	jump if zero	JZ	
E3	18 or 6	jump if CX is zero (does not test flags)	JCXZ	
16				

JMP = Jump

Within segment or group, IP relative

Opcode	Opcode DispL		
Орсо	ode Clo	cks O	peration
ES			→IP + Disp16
E	3 1		→IP + Disp8 isp8 sign-extended)

Within segment or group, Indirect

				-
Opcode	mod	100 r/m	L _	
Орс	ode	Clocks	Operation	
FI		11	IP → Reg16	
FI		18+EA 18+EA	IP → Mem16 IP → Mem16	


Inter-segment or group, Direct

Opcode	offset	0	ffset	segbase	segbase
Орсо	de Clo	cks	Opera	ition	
EA	. 1	15	CS +	segbase Ifset	


Inter-segment or group, Indirect

Opcode	mod	101 r/m	_		
Орсс	ode	Clocks	c	peration	
FF	•	24 + EA		S - segbase - offset	Э

LAHF = Load AH from Flags




LDS/LES = Load Pointer to DS/ES and Register



dword pointer at EA goes to 16+EA C4 reg16 (1st word) and ES

(2nd word) dword pointer at EA goes to 16+EA C5 reg16 (1st word) and DS (2nd word)

LEA = Load Effective Address



LOCK = Assert Bus Lock

Opcode Opcode Clocks Operation 2 assert the bus lock F0 next instruction

LOOPxx = Loop Control

Opcode	Di	sp	
Opcode	Clocks	Operation	xx =
E1	18 or 6	dec CX; loop if equal and CX not 0	LOOPE
E0	19 or 5	dec CX; loop if not equal and CX not 0	LOOPNE
E1	18 or 6	dec CX; loop if zero and CX not 0	LOOPZ
E0	19 or 5	dec CX; loop if not zero and CX not 0	LOOPNZ
E2	17 or 5	dec CX; loop if CX not 0	LOOP

MOV = Move Data

Memory/Reg to or from Reg

Opcode mod reg r/m				
	Орсо	de	Clocks	Operation
Byte	88 88 8A		9+EA 2 8+EA	Mem8 → Reg8 Reg8 → Reg8 Reg8 → Mem8
Word	89 89 8B		9+EA 2 8+EA	Mem16 → Reg16 Reg16 → Reg16 Reg16 → Mem16

Direct-Addressed Memory to or from AX/AL

Opcode		Addit	Additi	
	Opcode	Cloc	ks Opei	ration
Byte	AO	10	AL→	-Mem8
	A2	10	Mem	ı8 → AL
Word	A1	10	AX⊸	-Mem16
	A3	10	Mem	16 - AX

Opcode Addrl Addrl

Immed to Reg

Орс	Opcode Data			
	Opcode	Clocks	Operation	
Byte	B0+reg	4	Reg 8 →Immed8	
Word	B8+reg	4	Reg16 → Immed16	

Immed to Memory/Reg

C7

Opcode mod (000 r/m	Data	
Opcode	Clocks	Operation	
C6 C6	4 10÷EA	Reg8 -Immed8 Mem8 -Immed8	

10+EA

Reg16 + Immed16

Mem16 + Immed16

Memory/Reg to or from SReg

Opc	ode mod	sreg r/m	$\Box \bot \bot \bot$
	Opcode	Clocks	Operation
Word	8C	9+EA	Mem16 → SReg
	8C	2	Reg16 - SReg SReg - Mem16
	8E 8F	8÷EA 2	SReg + Reg16

MUL = Unsigned Multiplication

Memory/Reg with AL or AX

Opcode mod 100 r/m

			_ — — —
	Opcode	Clocks	Operation
Byte	F6 F6	70-77 (76-83)+EA	AX -AL*Reg8 AX -AL*Mem8
Word	F7 F7	118-133 (124-139)+EA	DX:AX -AX*Reg16 DX:AX -AX*Mem16

NEG = Negate an Integer

Memory/Reg

_			
	Opcode	Clocks	Operation
	F6	3	Reg8 -00H - Reg 8
	F7	3	Reg16 - 0000H - Reg16
	F6	16+EA	Mem8 00H - Mem8
	F7	16 + EA	Mem16 0000H - Mem16

NOP = No Operation

Opcode

Opcode mod 011 r/m



NOT = Form One's Complement

Mem	ory/Reg		
Оро	ode mod	010 r/m	ニエニコ
	Opcode	Clocks	Operation
Byte	F6 F6	3 16+EA	Reg8 → 0FFH - Reg8 Mem8 → 0FFH - Mem8
Word	F7 F7	3 16+EA	Reg16 OFFFFH - Reg16 Mem16 OFFFFH - Mem16

OR = Logical Inclusive OR

Memory/Reg with Reg Opcode mod reg r/m

	Opcode	Clocks	Operation
Byte	0A 0A 08	3 9+EA 16+EA	Reg8 + Reg8 OR Reg8 Reg8 + Reg8 OR Mem8 Mem8 + Mem8 OR Reg8
Word	0B 0B	3 9+EA 16+EA	Reg16 - Reg16 OR Reg 16 Reg16 - Reg16 OR Mem16 Mem16 - Mem16 OR Reg16

Immed to AX/AL

Opcode	Data	
Орсо	de Clocks	Operation
0C	4	AL → AL OR Immed8
0D	4	AX -AX OR Immed16

Immed to Memory/Reg

Opco	ode mod 00	1 r/m	Data
	Opcode	Clocks	Operation
Byte	80	4	Reg8 → Reg8 OR Immed8
	80	17÷EA	Mem8 → Mem8 OR Immed8
Word	81	4	Reg16 - Reg16 OR Immed16
	81	17+EA	Mem16 - Mem16 OR Immed16

OUT = Output Byte, Word

Fixed port

Opcode		Port	
	Opcode	Clocks	Operation
Byte	E6 E7	10 10	Port8 + AL Port8 + AX

Variable port

Opcode

	Opcode	Clocks	Operation
Word	EE	8	Port16 (in DX) +AL
	EF	8	Port16 (in DX) +AX

POP = Pop a Word from the Stack

Word Memory

Opcode	mod	000 r/m	
Орс	ode	Clocks	Operation
8	F	17+EA	Mem16 -+ (SP) + +

Word Register



Segment Register

Opcode + SReg		
Opcode	Clocks	Operation
07+SReg	8	SReg + (SP)++

POPF = Pop	the TOS	into the Flags
Opcode		
Opcode	Clocks	Operation
9D	8	FLAGS + (SP)++
PUSH = Push	n a Word	onto the Stack
Memory/Reg		
Opcode mod	110 r/m	
Opcode	Clocks	Operation
FF	16+EA	—(SP) → Mem16
Word Register		
Opcode + reg]	
Opcode	Clocks	Operation
	Opcode Opcode PUSH = Pusl Memory/Reg Opcode FF Word Register Opcode + reg	Opcode Clocks 9D 8 PUSH = Push a Word Memory/Reg Opcode mod 110 r/m Opcode Clocks FF 16+EA Word Register Opcode + reg

Opcode	Clocks	Operation
50+reg	11	—(SP) - Reg16


Segment Register

1

TIE

Opcode + SReg		
Opcode	Clocks	Operation
06+SReg	10	—(SP) →SReg
06+SReg	10	—(SP) → S

PUSHF = Push the Flags to the Stack



RCL = Rotate Left Through Carry

Memory or Reg by 1

Ope	code mod	010 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg 8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg 16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL

Оро	ode mo	d 010 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL

RCR = Rotate Right Through Carry

Memory or Reg by I

Opcode | mod 011 r/m

Opc	code mod	011 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL

Орсоць Піо				
	Opcode	Clocks	Operation	
Byte	D2	8+4/bit	rotate Reg8 by CL	
	D2	20+EA+4/bit	rotate Mem8 by CL	
Word	D3	8+4/bit	rotate Reg16 by CL	
	D3	20+EA+4/bit	rotate Mem16 by CL	

REPx = Repeat Prefix

Opcode				
Opcode	Clocks	Operation	REPx =	
F3	2	repeat next instruction until	REP	
F3	2	repeat next instruction until CX=0 or ZF=1	REPE REPZ	
F2	2	repeat next instruction until CX=0 or ZF=0	REPNE REPNZ	

RET = Return from Subroutine

TI II

Opcode			
Opcode	Clocks	Operation	
C3 CB	8 18	intra-segment return inter-segment return	

Return and add constant to SP

Opcode	Da	taL	DataH	
Орсо	de	Clocks	Opera	ation
C2 CA		12 17		segment ret and add segment ret and add

ROL = Rotate Left

Memory or Reg by 1

Оро	ode	mod	010 r/m	$ \perp$ $ \perp$
	Орсс	ode	Clocks	Operation
Byte	DO DO	51	2 15+EA	rotate Reg8 by 1 rotate Mem8 by 1
Word	D1		2 15+EA	rotate Reg16 by 1 rotate Mem16 by 1

Memory or Reg by count in CL

Оро	ode mo	d 010 r/m	
	Opcode	Clocks	Operation
Byte	D2 D2	8+4/bit 20+Ea+4/bit	rotate Reg8 by CL rotate Mem8 by CL
Word	D3 D3	8+4/bit 20+EA+4/bit	rotate Reg16 by CL rotate Mem16 by CL

ROR = Rotate Right

Memory or Reg by 1

Оро	code mod	011 r/m	$\Box \bot \Box \Box$
	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL

Ор	code mo	d 011 r/m	
	Opcode	Clocks	Operation
Byte	D2 D2 D3 D3	8+4/bit 20+EA+4/bit 8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by CL rotate Reg16 by CL rotate Mem16 by CL

SAHF = Store AH in Flags

SAH	- = Sto	re ah in i	-lags
Орс	ode		
	Opcode	Clocks	Operation
	9E	4	copy AH to low byte of flags word
SAL/	SHL =	Arithmet	ic/Logical Left Shift
Memo	ory or Re	g by 1	
Орс	ode mod	100 r/m	
	Opcode	Clocks	Operation
Byte	D0 D0	2 15+EA	shift Reg8 by 1 shift Mem8 by 1
Word	D1 D1	2 15+EA	shift Reg16 by 1 shift Mem16 by 1

Memory or Reg by count in CL

Оро	ode mo	d 100 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

SAR = Arithmetic Right Shift

Memory or Reg by 1

Opcode mod 111 r/m						
	Opcode	Clocks	Operation			
Byte	D0	2	shift Reg8 by 1			
	D0	15+EA	shift Mem8 by 1			
Word	D1	2	shift Reg16 by 1			
	D1	15+EA	shift Mem16 by 1			

Memory or Reg by count in CL

Орс	ode mo	d 111 r/m	_
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

SBB = Integer Subtraction with Borrow

Mem	Memory/Reg with Reg					
Opcode mod reg r/m						
	Opcode	Clocks	Operation			
Byte	1A 1A 18	3 9+EA 16+EA	Reg8 → Reg8 - Reg8 - CF Reg8 → Reg8 - Mem8 - CF Mem8 → Mem8 - Reg8 - CF			
Word	1B 1B 19	3 9+EA 16+EA	Reg16 → Reg16 - Reg16 - CF Reg16 → Reg16 - Mem16 - CF Mem16 → Mem16 - Reg16 - CF			

Immed from AX/AL

Opcode	Data		
Орсо	de Clo	ocks	Operation
1C 1D		4 4	AL →AL - Immed8 - CF AX →AX - Immed16 - CF

Immed from Memory/Reg

Opcode mod 01	1 r/m	Data
Opcode	Clocks	Operation
80 80 81 81	4 17+EA 4 17+EA	Reg8 → Reg8 - Immed8 - CF Mem8 → Mem8 - Immed8 - CF Reg16 → Reg16 - Immed16 - CF Mem16 → Mem16 - Immed16 - CF
83 83	4 17÷EA	Reg16 - Reg16 - Immed8 - CF Mem16 - Mem16 - Immed8 - CF (Immed8 is sign-extended before subtract)

SHR = Logical Right Shift

Memory or Reg by 1

Оро	code mod	101 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15+EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1

Memory or Reg by count in CL

Op	code m	od 101 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+Ea+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

STC = Set Carry Flag

Opcode

Opcode	Clocks	Operation
F9	2	set the carry flag

STD = Set Direction Flags



Opcode	Clocks	Operation
FD	2	set direction flag

STI = Set Interrupt Enable Flag

Op	ocode		
	Opcode	Clocks	Operation
	FB	2	set interrupt flag

String = String Operations

Opcode			
Opcode	Clocks	Operation	String =
A6	22	flags + (SI) - (DI)	CMPS
A7	22	flags + (SI) - (DI)	CMPS
A4	18	(DI) +(SI)	MOVS
A5	18	(DI) →(SI)	MOVS
AE	15	flags - (DI) - AL	SCAS
AF	15	flags → (DI) - AX	SCAS
AC	12	AL - (SI)	LODS
AD	12	AX -(SI)	LODS
AA	11	(DI) +AL	STOS
AB	11	(DI) →AX	STOS

SUB = Integer Subtraction

Memory/Reg with Reg

Оро	code mod	reg r/m	
	Opcode	Clocks	Operation
Byte	2A	3	Reg8 Reg8 - Reg8
	2A	9+EA	Reg8 Reg8 - Mem8
	28	16+EA	Mem8 Mem8 - Reg8
Word	2B	3	Reg16 Reg16 - Reg16
	2B	9÷EA	Reg16 Reg16 - Mem16
	29	16+EA	Mem16 Mem16 - Reg16

Immed to AX/AL

Opc	ode	Data	
	Opcode	Clocks	Operation
Byte	2C	4	AL +AL - Immed8
Word	2D	4	AX →AX - Immed16

Immed to Memory/Reg

Opcode mod 101 r/m			Data
	Opcode	Clocks	Operation
Byte	80	4	Reg8 → Reg8 - Immed8
	80	17+EA	Mem8 → Mem8 - Immed8
Word	81	4	Reg16 →Reg16 - Immed16
	81	17+EA	Mem16 →Mem16 - Immed16
	83	4	Reg16 →Reg16 - Immed8
	83	17+EA	Mem16 → Mem16 - Immed8

TEST = Logical Compare

Opc	ode mod	reg r/m	
	Opcode	Clocks	Operation
yte	84 84	3 9+EA	flags → Reg8 AND Reg8 flags → Reg8 AND Mem8
ord)	85 85	3 9+EA	flags → Reg16 AND Reg16 flags → Reg16 AND Mem16

Data


Opcode

	Opcode	Clocks	Operation
Byte	A8	4	flags -AL AND Immed8
Word	A9	4	flags → AX AND Immed16

Immed to Memory/Reg

Opco	ode mod 00	0 r/m	Data
	Opcode	Clocks	Operation
Byte	F6 F6	5 11+EA	flags →Reg8 AND Immed8 flags →Mem8 AND Immed8
Word	F7 F7	5 11÷EA	flags → Reg16 AND Immed16 flags → Mem16 AND Immed16

WAIT = Wait While TEST Pin Not Asserted



XCHG = Exchange Memory/Register with Register

Memory/Reg with Reg

Оро	ode mod	reg r/m	
	Opcode	Clocks	Operation
Byte	86	4	Reg8 Reg8
	86	17+EA	Mem8 Mem8
Word	87	4	Reg16 Reg16
	87	17+EA	Mem16 Mem16

Word Register with AX

Opcode + Reg Opcode Clocks

Opcode Clocks Operation

90÷Reg 3 AX → Reg16

Opcode		
Opcode	Clocks	Operation
D7	11	replace AL with table entry

XOR = Logical Exclusive OR

Memory/Reg with Reg

Opc	ode mod	reg r/m	$= \pm \pm$
	Opcode	Clocks	Operation
Byte	32	3	Reg8 - Reg8 XOR Reg8
	32	9+EA	Reg8 - Reg8 XOR Mem8
	30	16+EA	Mem8 - Mem8 XOR Reg8
Word	33	3	Reg16 - Reg16 XOR Reg16
	33	9+EA	Reg16 - Reg16 XOR Mem16
	31	16+EA	Mem16 - Mem16 XOR Reg16

Immed to AX/AL

Opcode	Data	
Opcode	Clocks	Operation
34	4	AL +AL XOR Immed8
35	4	AX - AX XOR Immed16

	34 35	4	AL -AL XOR Immed8 AX - AX XOR Immed16	
Imm	ed to Mer	nory/Reg		
Opco	ode mod 11	0 r/m	Data	
	Opcode	Clocks	Operation	
Byte	80 80	4 17+EA	Reg8 - Reg8 XOR Immed8 Mem8 - Mem8 XOR Immed8	
Word	81 81	4 17+EA	Reg16 - Reg16 XOR Immed16 Mem16 - Mem16 XOR Immed16	

186 INSTRUCTIONS

Notes for iAPX 186 Instructions

These instructions can be used only if the MOD186 control is specified. When MOD186 is specified, clocks for all instructions are as stated under "Clocks for MOD186 Operation."

BOUND = Check Array Against Bounds

Opcode	ModRM				
--------	-------	--	--	--	--

Opcode Operation

62 if Reg16<Mem16 at EA, or Reg16>Mem16 at EA+2 then INTERRUPT 5

ENTER = High Level Procedure Entry

	Opcode	DataL	DataH	Level
--	--------	-------	-------	-------

Opcode Operation

C8 build new stack frame

IMUL = Signed Multiplication

Mem/Reg* Immediate to Reg

Opcode	ModRM	Τ-	T	_	Data	· —	_
				_			


Opcode Operation

6B	Reg 16 - Reg 16 * Immed 8
6B	Reg 16 - Reg 16 * Immed 8
CD	D 40 44 40

6B Reg 16 - Mem 16 * Immed 8 Reg 16 - Reg 16 * Immed 16

69 Reg 16 - Reg 16 * Immed 16

69 Reg 16 - Mem 16 * Immed 16



LEAVE = High Level Procedure Exit

Opcode

Opcode Operation

C9 release current stack frame and return to prior frame.

POPA = Pop All Registers



Opcode Operation

61 restore registers from stack

PUSH = Push a Word onto the Stack

Word Immediate

Opcode	Data	T -	

Opcode Operation

6A —(SP) → Immed8 (sign extended) 68 —(SP) → Immed16

PUSHA = Push All Registers



Opcode Operation

60 save registers on the stack

RCL = Rotate Left Through Carry Mem or Reg by Immed8 count Opcode ModRM* *--(Reg field = 011) Opcode Operation C0 rotate Reg8 by Immed8 rotate Mem8 by Immed8 C₀ rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8 RCR = Rotate Right Through Carry Mem or Reg by Immed8 Opcode ModRM* count '-(Reg field = 011) Opcode Operation CO rotate Reg8 by Immed8 C₀ rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 rotate Mem16 by Immed8 ROL = Rotate Left Mem or Reg by Immed8 Opcode ModRM* count *--(Reg field = 000) Opcode Operation C0 rotate Reg8 by Immed8 CO rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 rotate Mem16 by Immed8

ROR = Rotate Right

Mem or Reg by Immed8

Opcode ModRM* count

*—(Reg field = 001)

Opcode Operation

C0 rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8

SAL/SHL = Arithmetic/Logical Left Shift

Mem or Reg by immediate count

Opcode ModRM* count

*—(Reg field = 100)

Opcode Operation

C0 rotate Reg8 by Immed8
C0 rotate Mem8 by Immed8
C1 rotate Reg16 by Immed8
C1 rotate Mem16 by Immed8

SAR = Arithmetic Right Shift

Mem or Reg by Immed8

Opcode ModRM* count

*--(Reg field = 111)

Opcode Operation

CO

C0 rotate Mem8 by Immed8
C1 rotate Reg16 by Immed8
C1 rotate Mem16 by Immed8

rotate Reg8 by Immed8

SHR = Logical Right Shift

Mem or Reg by Immed8

Opcode	ModRM*	 \perp	_	count

*--(Reg field = 101)

Opcode Operation

C0 rotate Reg8 by Immed8
C0 rotate Mem8 by Immed8
C1 rotate Reg16 by Immed8
C1 rotate Mem16 by Immed8

String = String Operations (INS/OUTS)

Opcode

Opcode	Clocks	Operation
6E 6F 6C	INS INS OUTS	(DI) port(DX) (DI) port(DX:DX+1) port(DX) (SI) port(DX:DX+1) (SI)
6D	OUTS	port(UX:UX + I) + (SI)

8087 INSTRUCTIONS

Notes for 8087 Instructions

The individual instruction descriptions are shown by a format box such as the following:

WAIT	op1	m/op/r/m	addr1	addr2
------	-----	----------	-------	-------

These are the byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- WAIT is an 8086 wait instruction, NOP or emulator instruction.
- opl is the opcode, possibly taking two bytes.
- m/op/r/m byte (middle 3-bits is part of the opcode).

addr1 and addr2 are offsets of either 8 or 16 bits.

For integer functions, m = 0 for short-integer memory operand; 1 for word-integer memory operand.

For real functions, m = 0 for short-real memory operand; 1 for longreal memory operand.

i = stack element index.

If mod = 00 then DISP = 0, disp-lo and disp-hi are absent. If mod = 01 then DISP = disp-lo sign-extended to 16 bits, disp-hi

Is absent.
If mod = 10 then DISP = disp-hi; disp-lo.

If mod = 11 then r/m is treated as an ST(i) field.

If r/m = 000 then EA = (BX)+(SI)+DISP If r/m = 001 then EA = (BX)+(DI)+DISP If r/m = 010 then EA = (BP)+(SI)+DISP

If r/m = 011 then EA = (BP)+(DI)+DISP

If r/m = 100 then EA = (SI)+DISP

If r/m = 101 then EA = (DI)+DISP

If r/m = 110 then EA (BP)+DISP*
If r/m = 111 then EA = (BX)+DISP

Except if mod = 000 and r/m = 110 then EA = disp-hi; disp-lo.

ST(0) = Current stack top ST(i) = ith register below stack top

d = Destination
0 — Destination is ST(0)
1 — Destination is ST(i)
P = Pop

0 — No pop 1 — Pop ST(0)

R = Reverse 0 — Destination (op) source

1 - Source (op) destination

For FSQRT:

 $-0 \leq ST(0) \leq +\infty$

For FSCALE: For F2XM1:

-2" ≤ST(1) < +2" and ST(1) integer

For FYL2X:

0 < ST(0) < 2 1 0≤ST(0)<∞

For FYL2XP1:

 $-\infty < ST(1) < +\infty$

 $0 < |ST(0)| < (2 - \sqrt{2})/2$ -∞<ST(1)<∞

For FPTAN:

 $0 \le ST(0) < \pi/4$

 $0 \leq ST(0) \leq ST(1) \leq +\infty$ For FPATAN:

F2XMI = Compute 2x - 1

WAIT	op1	op2
------	-----	-----

Execution Clocks

8087 Encoding

9B D9 E1

Emulator Encoding Typical Range

500 9B D9 F0 CD 19 F0

310-630

ST + 251-1

Operation

FABS = Absolute Value

WAIT	001	Op2
------	-----	-----

CD 19 E1

Execution Clocks **Emulator** Typical 8087 Encoding Encoding Range

14

10-17

Operation

ST + ST

FADD = Add Real

Stack top + Stack element

WAIT	op1	op2 + i
------	-----	---------

Execution Clocks 8087 Emulator Typical Encoding Encoding Range

9B D8 C0+i CD 18 C0+i

85 ST +ST + ST(i) 70-100

9B DC C0+i CD 1C C0+i

85 ST(i) +ST + ST(i) 70-100

Operation

Stack top + memory operand

WAIT	op1	mod 000 r/m	addr1	addr

Execution Clocks 8087 Emulator Typical Encoding Encoding


Operation Range 105+EA ST +ST + mem-op

9B D8 m0rm CD 18 m0rm 9B DC m0rm CD 1C m0rm

(90-120) + EA (short-real) 110+EA ST +ST + mem-op (95-125) + EA (long-real)

FADDP = Add Real and Pop

Stack top + Stack Element



Execution Clocks 8087 **Emulator** Typical Range Encoding Encoding CD 1E C1 90 9B DE C1

Operation ST(1) +ST + ST(1)

9B DE C0+i CD 1E C0+i 75-105

75-105 90

pop stack ST(i) +ST + ST(i) pop stack







FBLD = Packed Decimal (BCD) Load

WAIT op1 mod 100 r/m addr1 addr2 Execution

Clocks

Emulator Encoding Typical Range Operation

9B DF m4rm CD 1F m4rm

8087

Encoding

300 + EA push stack (290-310)+EA ST + mem-op

FBSTP = Packed Decimal (BCD) Store and Pop

WAIT op1 mod 110 r/m addr1 addr2 Execution

Clocks 8087 Emulator Typical Encoding Encoding Range

Operation

9B DF m6rm CD 1F m6rm 530 + EA mem-op -ST (520-540) + EA pop stack

FCHS = Change Sign

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Оре
9B D9 E0	CD 19 E0	15 10-17	ST S

eration т

FCLEX Clear Exceptions **FNCLEX**

WAIT op1 op2

Execution Clocks 8087 Emulator Typical Encoding Encoding Range

9B DB E2 **CD 1B E2** 90 DB E2

CD 1B E2

Operation clear 8087 exceptions

clear 8087 exceptions

(no wait)

FCOM = Compare Real

Compare Stack top and Stack element

5

2-8

5

2-8

WAIT op1 op2 + i

Execution Clocks

Emulator

Encoding 9B D8 D1

8087

CD 18 D1 9B D8 D0+i CD 18 D0+i

Encoding 40-50

Typical Range Operation 45 ST - ST(1)

40-50

Compare Stack top and memory operands WAIT op1 mod 010 r/m addr1

8087 Encoding

Emulator

Execution

ST - ST(i)

Encoding 9B D8 m2rm CD 18 m2rm

65+EA

(short-real) (65-75) + EA

(60-70) + EA70+EA

Clocks

Typical

Range

45

ST - memop (long-real)

ST - memop

Operation

addr2

FCOMP = Compare Real and Pop

Compare Stack top and Stack element and pop

WAIT	op1	op2 ÷ i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	

Compare Stack top and memory operand and pop

WAIT	op1	mod U11 r/m	addri addrz
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
0B D8 m3rm	CD 18 m3rm	68+FA	ST — mem-op

(63-73) + EA

pop stack


9B DC m3rm CD 1C m3rm 72+EA ST — mem-op pop stack (long-real)

FCOMPP = Compare Real and Pop Twice

op2

001

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE D9	CD 1E D9	50 45-55	ST — ST(1) pop stack pop stack



FDECSTP = Decrement Stack Pointer						
WAIT	op1	op2				
	-	Execution Clocks				
8087 Encoding	Emulator Encoding	Typical Range	Operation			
9B D9 F6	CD 19 F6	9 6-12	stack pointer + stack pointer 1			
FDISI FNDISI	= Dicable Interrilate					
WAIT	op1	op2				
		Execution Clocks				
8087 Encoding	Emulator Encoding	Typical Range	Operation			
9B DB E1			Set 8087 interrupt			

5

2-8

CD 1B E1

WAIT

Set 8087 interrupt

mask (no wait)

FDIV = Divide Real

Stack top and Stack element

WAIT	op1	op2 + i
------	-----	---------

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 F0+i	CD 18 F0+i	198 193-203	ST →ST/ST(i)

198

193-203

ST(i) - ST(i)/ST

Operation

(long-real)

Stack top and memory operand

Emulator

Encoding

9B DC F8+i CD 1C F8+i

8087

Encoding

WAIT	op1	mod 110 r/m	addr1	addr2
				<u> </u>

			_	 _	_
	.7				
		Execution			
		Clocks			

Typical

Range

(220-230) + EA

9B D8 m6rm CD 18 m6rm 220 + EA ST +ST/mem-op (215-225) + EA (short-real) 9B DC m6rm CD 1C m6rm ST - ST/mem-op 225 + EA

FDIVP = Divide Real and Pop

		-F
		Execution Clocks
8087	Emulator	Typical

Encoding Encoding Range Operation 9B DE F9 **CD 1E F9** 202 ST(1) -ST(1)/ST 197-207 pop stack 9B DE F8+i CD 1E F8+i 202 ST(i) -ST(i)/ST 197-207 pop stack

FDIVR = Divide Real Reversed

Stack top and Stack element

WAIT	op1	op2 + i
------	-----	---------

 Орт	Opz + 1
	Execution
	Clocks

8087 Emulator Encoding Encoding 9B D8 F8+i CD 18 F8+i

9B DC F0+i CD 1C F0+i

17

TE

Stack top and memory operand

WAIT	op1	mod 111 r/m

8087 Emulator Encoding Encoding

9B DC m7rm CD 1C m7rm

9B D8 m7rm CD 18 m7rm (216-226) + EA

Typical Range 221+EA ST - mem-op/ST

Typical

Range

199 194-204

199

194-204

Execution Clocks

226 + EA

(221-231) + EA

Operation

(short-real)

ST -mem-op/ST

(long-real)

addr2

Operation

ST +ST(i)/ST

ST(i) +ST/ST(i)

addr1

FDIVRP = Divide Real Reversed and Pop

Clocks 8087 **Emulator** Encoding Encoding

9B DE F1

CD 1E F1 9B DE F0+i CD 1E F0+i

Range 203

203

198-208

Typical Operation ST(1) +ST/ST(1) 198-208 pop stack

ST(i) +ST/ST(i)

FENI = Enable Interrupts

WAIT	op1	op2
		Execution

		Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DB E0	CD 1B E0	5 2-8	clear 8087 interrupt mask
90 DB E0	CD 1B E0	5 2-8	clear 8087 interrupt mask (no wait)

FFREE = Free Register

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DD C0+i	CD 1D C0+i	11 9-16	TAG(i) masked empty

FIADD = Integer Add

WAIT	op1	mod 000 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m0rm	CD 1A m0rm	125+EA (108-143)+EA	ST +ST + mem-op (short integer)
9B DE m0rm	CD 1E m0rm	120+EA (102-137)+EA	ST -ST + mem-op (word integer)

FICOM = Integer Compare

WAIT	op1	mod 010 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m2rm	CD 1A m2rm	1 85 + EA (78-91) + EA	ST — mem-op (short integer)
t9B DE m2rm	CD 1E m2rm	80+EA (72-86)+EA	ST — mem-op (word integer)

FICOMP = Integer Compare and Pop

WAIT	op1	mod 011 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m3rm	CD 1A m3rm	n 87+EA (80-93)÷EA	ST — mem-op pop stack (short integer)
9B DE m3rm	CD 1E m3rm	1 82+EA (74-88)+EA	ST — mem-op pop stack (word integer)

FIDIV = Integer Divide

WAIT op1 mod 110 r/m addr1 addr2						
SOB7	WAIT	op1	mod 110 r/m	addr1	addr2	
Encoding Encoding Range Operation 9B DA m6rm CD 1A m6rm 236+EA (230-243)+EA ST →ST/mem-op (short integer) 9B DE m6rm CD 1E m6rm 230+EA ST →ST/mem-op						
(230-243)+EA (short integer) 9B DE m6rm CD 1E m6rm 230+EA ST ST/mem-op				Ope	ration	
	9B DA m6rm	CD 1A m6rm				
•	9B DE m6rm	CD 1E m6rm				




ित

FIDIVR = Integer Divide Reversed

Emulator

Encoding



Typical Range

237 + EA

Operation

(word integer)

ST -mem-op/ST (231-245) + EA (short integer) 9B DE m7rm CD 1E m7rm 230+EA ST - mem-op/ST (225-239) + EA (word integer)

FILD = Integer Load


9B DA m7rm CD 1A m7rm

8087

Encoding

Word Integer or Short Integer

Emulator



Typical

Encoding Encodina Range Operation 9B DB m0rm CD 1B m0rm 56+EA push stack (52-60) + EAST -mem-op

(short integer) 9B DF m0rm CD 1F m0rm 50+EA push stack (46-54) + EA ST -mem-op

Long Integer

	mod 101	addr1	addr2
	Execution		

Clocks 8087 **Emulator** Typical Encoding Encoding Range

Operation 9B DF m5rm CD 1F m5rm 64 ÷ EA push stack (60-68) + EAST -mem-op (long integer)

FIMUL = Integer Multiply

WAIT	op1	mod001 r/m	addr1	addr2
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Ор	eration
9B DA m1rm	CD 1A m1rm	136 + EA (130-144)+EA		* mem-op integer)
9B DE m1rm	CD 1F m1m	130 + EA		* mem-op

FINCSTP = Increment Stack Pointer

		Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F7	CD 19 F7	9 6-12	stack pointer + 1

op2

Execution

FINIT Initialize Processor **FNINIT**

op1

WAIT

WAIT

7


L		Ψ.		
			Execution Clocks	
	8087 Encoding	Emulator Encoding	Typical Range	Operation
9	B DB E3	CD 1B E3	5 2-8	initialize 8087
ç	90 DB E3	CD 1B E3	5	Initialize 8087

2-8

(no wait)

FIST = Integer Store

WAIT	op1	mod 010 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DB m2rm	CD 1B m2rm	88 + EA (82-92) + EA	mem-op ST (short integer)
9B DF m2rm	CD 1F m2rm	86 ÷ EA	mem-op -ST (word integer)




FISUB = Integer Subtract

WAIT	op1	mod 100 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m4rm	CD 1A m4rm	125+EA (108-143)+EA	ST - ST — mem-op (short integer)
9B DE m4rm	CD 1E m4rm	120+EA (102-137)+EA	ST → ST — mem-op (word integer)

FISUBR =	= Integer	Subtract Re	eversed	I
WAIT	op1	mod 101 r/m	addr1	addr2
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Op	eration
9B DA m5rm	CD 1A m5rm	125 ÷ EA (109-144) + EA		n-op — ST t integer)
9B DE m5rm	CD 1E m5rm	120+EA (103-139)+EA		n-op — ST d integer)

FLD = Load Real

Stack element to Stack top



Emulator 8087 Encoding Encoding

Clocks Typical

Execution

Range 20 9B D9 C0+i CD 19 C0+i

Operation

T. +ST(i) push stack 17-22 ST+T.

Memory operand to Stack top Short Integer or Long Integer

Emulator

Encoding

addr2 mod 000 r/m addr1 WAIT op1

> Execution Clocks Range

Typical

Operation

9B D9 m0rm CD 19 m0rm 43 + EA push stack (38-56) + EA ST - mem-op (short integer)

9B DD m0rm CD 1D m0rm 46+EA push stack (40-60) + EA ST + mem-op (long integer)

Temp Real

8087

Encoding

8087

Encoding

WAIT op1 mod 101 addr1 addr2

> Execution Clocks Emulator Typical

Range Operation

9B DB m5rm CD 1B m5rm 57+EA push stack ST -mem-op (53-65) + EA(temp real)

Encoding

FLD1 = Load + 1.0

WAIT 001 002

Execution 8087 Emulator Encoding Encoding

CD 19 E8

9B D9 E8

Typical Range Operation 18 push stack

ST -1.0

Operation

FLDCW = Load Control Word

WAIT mod 101 r/m addr1 001 addr2 Execution

Clocks

15-21

Clocks 8087 Emulator Tvolcal Encoding Encoding Range 9B D9 m5rm CD 19 m5rm 10 + EA processor control (7-14) + EAword - mem-op

FLDENV = Load Environment

WAIT op1 mod 100 r/m addr1 addr2 Execution Clocks

8087 Emulator Typical Encoding Encoding Range 9B D9 m4rm CD 19 m4rm 40 + EA

8087 environment -(35-45) + EAmem-op

Operation

Operation

FLDL2E = Load Log₂e

WAIT op2 op1

Execution Clocks Typical 8087 Emulator Encoding Range Encoding 18

9B D9 EA **CD 19 EA** 15-21

push stack

ST + log.e

FLDL2T = Load Log₂10

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E9	CD 19 E9	19 16-22	push stack ST log ₂ 10

FLDLG2 = Load Log₁₀2

op1

WAIT

<u> </u>			
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EC	CD 19 EC	21 18-24	push stack

op2

FLDPI = Load π

		Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EB	CD 19 EB	19 16-22	push stack ST ** π

FLDZ = Load + 0.0

op1

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EE	CD 19 EE	14 11-17	push stack ST = 0.0

op2

FMUL = Multiply Real

Encoding

Encoding

Stack top	and Stack	element	
WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 D8 C8+i	CD 18 C8+i	138 130-145	ST -ST · ST(i)
9B DC C8+i	CD 1C C8+	i 138 130-145	ST(i) +ST(i) - ST
Stack top	and memor	ry operand	
WAIT	op1	mod 001 r/m	addr1 addr2
		Execution Clocks	
8087	Emulator	Typical	

Range

Operation

9B D8 m1rm	CD 18 m1rm	118+EA (110-125)+EA	ST ST * mem-op (short real)
9B DC m1rm	CD 1C m1rm	161 + EA (154-168) + EA	ST *ST * mem-op (long real)
FMULP =	Multiply	Real and P	ор
WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE C9 +1	CD 1E C9+i	142 134-148	ST(i) -ST(i) · ST pop stack

FNOP = No Operation

WAIT	op1	op2
------	-----	-----

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 D0	CD 19 D0	13 10-16	ST +ST

FPATAN = Partial Arctangent

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F3	CD 19 F3	650	T, -arctan (ST(1)/ST)

250-800

pop stack

FPREM = Partial Remainder

WAIT	op1	op2	
		Execution	
		Clocks	
8087	Emulator	Typical	

Encoding	Encoding	Range	Operation
9B D9 F8	CD 19 F8	125 15-190	ST +REPEAT (ST - ST(1))

FPTAN = Partial Tangent

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F2	CD 19 F2	450 30-540	Y/X +TAN (ST) ST +Y push stack ST + X
60			

FRNDINT = Round to Integer

WAIT op1	op2
----------	-----

Encoding	Encoding	Typical Range	Operation
B D9 FC	CD 19 FC	45 16-50	ST nearest

Execution Clocks

FRSTOR = Restore Saved State

		1100101	e gaved 3t	ale	
13	WAIT	op1	mod 100 r/m	addr1	addr2
1			Execution Clocks		
	8087 Encoding	Emulator Encoding	Typical Range	Ор	eration
	9B DD m4rm	CD 1D m4rm	202+EA (197-207)+EA	8087 stat	e mem-op

FSAVE


	FNSAVE	- Jave 3	lale	
	WAIT	op1	mod 110 r/m	addr1 addr2
			Execution Clocks	
F 7	8087 Encoding	Emulator Encoding	Typical Range	Operation
	9B DD m6rm	CD 1D m6rm	202+EA (197-207)+EA	mem-op 8087 state
	90 DD m6rm	CD 1D m6rm	202+EA (197-207)+EA	mem-op +8087 state (no wait)

FSCALE = Scale

V	TIAV	op1	op2	
			Execution Clocks	
	087 oding	Emulator Encoding	Typical Range	Operation
9B D	9 FD	CD 19 FD	35 32-38	ST+ST * 25™


FSQRT = Square Root

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 FA	CD 19 FA	183 180-186	ST + √ST



FST = Store Real

Stack top to Stack element



Stack top t	o memory	operand	
WAIT	op1	mod 010 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation

87 + EA

(84-90) + EA

mem-op -ST

(short-real)

9B D0 m2rm	CD 1D m2rm	100+EA (96-104)÷EA	mem-op (lon	o → ST g-real)
FSTCW FNSTCW	= Store	Control Wo	ord	
WAIT	op1	mod 111 r/m	addr1	addr2
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	0	peration
9B D9 m7rm	CD 19 m7rm	15+EA (12-18)+EA		→ processor ontrol word
00 D9 m7rm	CD 19 m7rm	15+EA (12-18)+EA	C	→processor ontrol word wait)

= Store Environment **ENSTENV**

THOTEIN			
WAIT	op1	mod 110 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 m6rm	CD 19 m6rm	45+EA (40-50)+EA	mem-op ← 8087 environment
90 D9 r6rm	CD 19 m6rm	45+EA	mem-op 8087

(40-50) + EA

environment

(no wait)

FSTP = Store Real and Pop

Stack top to Stack element

14/4/7			
WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DD D8+i	CD 1D D8+i	20 17-24	ST(i) +ST pop stack

Stack top to memory operand

WAIT	op1	mod 011 r/m	addr1	addr2
------	-----	-------------	-------	-------

WAIT	op1 r	nod 011 r/m	addr1 addr2
Long Real	or Short R	eal	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 m3rm	CD 19 m3rm	89+EA	mem-op -ST

(86-92) + EA

102+EA

(98-106) + EA

pop stack (short-real)

pop stack (long-real)

mem-op - ST

mem-op -ST

pop stack (temp-real)

9B DB m3rm CD 1B m3rm

9B DD m7rm CD 1D m7rm

Temp Rea	I			
WAIT	op1	mod 111 r/m	disp-lo	disp-hi
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Op	eration

55+EA

(52-58) + EA

= Store Status Word **FNSTSW**

WAIT	op1	mod 111 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DD m7rm	CD 1D m7rm	15+EA (12-18)+EA	mem-op + 8087 status word
90 DD m7rm	CD 1D m7rm	15+EA (12-18)+EA	mem-op 8087 status word (no wait)

FSUB = Subtract Real

Stack top and Stack element


WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 E0+i	CD 18 E0+i	85 70-100	ST+ST — ST(i)
9B DC E8+i	CD 1C E8+i	85 70-100	ST(i) +ST(i) - ST


Stack top and memory operand

WAIT	op1	mod 100 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m4rm	CD 18 m4rm	105+EA (90-120)+EA	ST - ST — mem-op (short-real)
9B DC m4rm	CD 1C m4rm	1 110+EA (95-125)+EA	ST→ST — mem-op (long-real)

FSUBP =	Subtract	Real and	Pop
WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE E9	CD 1E E9	90 75-105	ST(1) - ST(1) - ST pop stack
9B DE E8+i	CD 1E E8+i	90 75-105	ST(i) -ST(i) -ST pop stack

FSUBR = Subtract Real Reversed





FSUBRP = Subtract Real Reversed and Pop

WAIT	op1	op2 + i

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE E1	CD 1E E1	90 75-105	ST(1) - ST — ST(1) pop stack
9B DE E0+i	CD 1E E0+i	90 75-105	ST(i) → ST — ST(i) pop stack

FTST = Test Stack Top Against + 0.0

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E4	CD 19 E4	42 38-48	ST ST 0.0

FWAIT = (CPU) Wait While 8087 Is Busy



		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B	90	3+5n 3+5n	8086 walt instruction

FXAM = Examine Stack Top

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E5	CD 19 E5	17	set condition code

12-23

op2 + 1

FXCH = Exchange Registers 001

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 C8	CD 19 C8	12 10-15	T, +ST(1) ST(1) +ST ST +T,
9B D9 C8+i	CD 19 C8+i	12 10-15	T, +ST(i) ST(i) +ST ST +T,

FXTRACT = Extract Exponent and Significand

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F4	CD 19 F4	50 27-55	T ₁ + exponent (ST) T ₂ + significand (ST) ST + T ₁ push stack ST + T ₂

FYL2X = Compute Y 'Log₂ X

WAIT	op1	op2

Execution
Clocks

8087	Emulator	
Encoding	Encoding	

Typical Range

Operation

9B D9 F1 CD 19 F1 950 900-1100

T, -ST(1) * log2 (ST) pop stack ST+T.

$FYL2XP1 = Compute Y \cdot Log_2(X+1)$

op2

700-1000

WAIT	op1	op2
		Execution

WAIT

8087 Emulator Typical

Encoding Range Encoding 850 9B D9 F9 CD 19 F9

T, -ST + 1 T, -ST(1) ' log, T, pop stack ST -T,

Operation

Assembler Controls Summary

Default control shown in italics

PRIMARY CONTROLS Control Effect

DATE(d)

DEBUG/NODEBUG

MOD186/8086 mode

M1

1

DB/NODB

System Date DEBUG puts local symbols information into object file for debugging. NODEBUG suppresses loading of local symbols information.

MOD186 specifies that the IAPX

ERRORPRINT/NOERRORPRINT ERRORPRINT creates a file EP/NOEP containing a listing of source line errors. NOERRORPRINT suppresses creation of that file.

MACRO/NOMACRO MACRO specifies that macro processor language will be MR/NOMR recognized in source files. NOMACRO specifies nonrecognition of macros. They are scanned as is normal assembly language.

186 instruction set be recognized. The default is 8086 instructions only. OBJECT/NOOBJECT OBJECT specifies the creation of tan object module in the file LOONLO

specified. NOOBJECT specifies that an object module is not to be created. PAGELENGTH(n) Specifies number (n) of printed lines per page in print file.


PL(n) Minimum pagelength is 20. Default is 60 lines per page. Specifies the number (n) of PAGEWIDTH (n)

characters, or columns, per line PW (n) In the print and the errorprint files. Minimum is 60, maximum is 255. Default is 120.

PAGING specifies that print file PAGING/NOPAGING is to be formatted into pages PI/NOPI with header at top of each page. NOPAGING specifies no

formatting into pages.

PRINT specifies that a source **PRINTINOPRINT** listing will be created during PR/NOPR assembly. If no filename is specified, the source listing is written to the source file with the extension .LST appended. NOPRINT specifies that no source listing will be created. SYMBOLS/NOSYMBOLS SYMBOLS specifies that a symbol listing table will be SB/NOSB appended to the source listing in print file, NOSYMBOLS suppresses symbol table listing. TYPE/NOTYPE TYPE specifies that type infor-TY/NOTY mation be put into the object module, NOTYPE specifies that no type information be put into the object module. WORKFILES specifies the WORKFILES WF devices or directories used for storage of assembler-created temporary workfiles. XREF/NOXREF XREF specifies that a symbol XR/NOXR table, including line numbers, be appended to the source listing in print file. NOXREF specifies that no cross-reference line numbers are to be included. **GENERAL CONTROLS EJECT** Next line of source listing to be EJ placed on new page. GEN/GENONLY/NOGEN Specify mode of listing assem-GE/GO/NOGE bler source text, macro calls and macro text in print file. GEN produces a listing that includes all source text, macro calls and expansion of each macro. GENONLY produces a listing that includes only source file non-macro text, and final result text for each macro called. NOGEN produces a listing that includes only the source file text. INCLUDE Causes subsequent source lines to be input from specified file.



LIST/NOLIST LI/NOLI

source program in print file is to resume with next source line read. NOLIST specifies that listing of source program in print file, beginning with next source line, is to be suppressed.

LIST specifies that listing of

SAVE/RESTORE SA/RS SAVE specifies that current setting of general controls be saved on a stack. RESTORE specifies that general controls be set to values stored on stack. Specifies the character string to

TITLE

wish:

appear on page header. Default title is module name specified in assembler NAME directive.

ASM86 Invocation

Under Series-III

-[:dev:]RUN[:dev:]ASM86 -

You may also use RUN alone, and then enter ASM86 without the RUN CUSP as often as you


- [:dev:..filename[controls] < c r >

-[:dev:]RUN<cr>
SERIES-III RUN 8086, Vx.y

At the right angle-bracket prompt, you may enter:

> [:dev:] ASM86 [:dev:] yourprogram[controls] < cr>
Linking ASM86 programs to 8087,LIB, E8087,

E8087.LIB:
> (:dev:) LINK86[:dev:) proq.obj,[:dev:) =



This command links your program, prog.obj, to the 8087 emulator, E8087, and its associated interface library, E8087.LIB. Use this command if your system does not contain an 8087 Numeric Data Processor.

If you have an 8087 NDP, use this command:

This links the 8087 interface to your program.

Under Series IV

Under iRMX™ 86

- [directory] A S M 8 6 sourcepath [controls]

Assembler Directives

Symbol Definition:

EQU LABEL PURGE

Memory Reservation and Data Definition:

DB DW DD DQ DT RECORD Location Counter and Segmentation Control:

SEGMENT/ENDS ORG GROUP ASSUME PROC/ENDP CODEMACRO/ENDM

Program Linkage:

NAME PUBLIC EXTRN END

Processor Reset Register Initialization

Flags = 0000H (to disable interrupts and single-stepping)

CS = FFFFH 1P = 0000H (to begin execution at FFFF0H)

DS = 0000H SS = 0000HES = 0000H

No other registers are acted upon during reset.

MCS®-86 Reserved Locations

Reserved Memory Locations

Intel Corporation reserves the use of memory location FFFF0H through FFFFFH (with the exception of FFFF0H - FFFF5H for JMP instr.) for Intel hardware and software products. If you use these locations for some other purpose, you may preclude compatibility of your system with certain of these products.

Reserved Input/Output Locations

Intel Corporation reserves the use of input/output locations F8H through FFH for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.


Reserved Interrupt Locations

Intel Corporation reserves the use of interrupts 0-31 (locations 00H through 7FH) for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.

Interrupts 0 through 4 (00H-13H) currently have dedicated hardware functions as defined below.

Interrupt	Location	Function
0	00H-03H	Divide by zero
1	04H-07H	Single step
2	08H-0BH	Non-maskable interrupt
3	0CH-0FH	One-byte interrupt instruction
4	10H-13H	Interrupt on overflow

Interrupt Pointer Table



iAPX 86/88/186 Instruction Set Matrix

Hi	Lo							
	0	1	2	3	4	5	6	7
0	ADD	ADD	ADD	ADD	ADD	ADD	PUSH	POP
- 1	b.l.r/m	w.l.r/m	b.t.r/m	w.t.r/m	b ia	w.ia	ES	ES
1	ADC b.l.r/m	ADC w.l.r/m	b.t.r/m	ADC w.tr/m	ADC	ADC w.i	PUSH	POP
2	AND	AND	AND	AND	AND	AND	SEG	33
'∣	b.f.r/m	w.l.r/m	b.t r/m	w.t.r/m	b.i	W.I	ES	DAA
3	XOR	XOR	XOR	XOR	XOR	XOR	SEG	
	b f.r/m	w.f.r/m	b.t.r/m	w.t r/m	bi	w.i	SS	AAA
4	INC	INC	INC	INC	INC	INC	INC	INC
	AX	CX	DX	BX	SP	BP	\$I	DI
5	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH
	AX	CX	DX	ВХ	SP	BP	SI	Di
6	PUSHA	POPA	r,r/m					
7	10	JNO	JB/	JNB/	JE/	JNE!	JBE/	JNBE!
	100		JNAE	JAE	JZ	JNZ	JNA	JA
8	lmmed b.r/m	Immed w.r/m	lmmed b.r/m	Immed is.r/m	TEST b.r/m	TEST w.r/m	XCHG b r/m	w.r/m
	D.FFIII		XCHG	XCHG	XCHG	XCHG	XCHG	XCHG
9	NOP	XCHG CX	DX	BX	SP	BP	SI	DI
A	MOV	MOV	MOV	MOV	MOVS	MOVS	CMPS	CMPS
^	m → AL	m - AX	AL - m	AX m	ь	w	b	w
В	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
	i → AL	i → CL	i - DL	i BL	i AH	i → CH	i → DH	i → BH
C	Shift	Shift	RET	RET	LES	LDS	MOV	MOV
	b,r/m,i	w,r/m,i	(i - SP)				b.i.r/m	w.i.r/m
D	Shift	Shift	Shift b v	Shift w.v	AAM	AAD		XLAT
E	LOOPNZI	LOOPZ/	LOOP	JCXZ	IN	IN	OUT	OUT
ı	LOOPNE	LOOPE	LOOF	UU^2	b	w	b.	w
F	LOCK		REP	REP Z	HLT	СМС	Grp 1 b.r/m	Grp 1 w.r/m

000	001	010	011	100	101	110	111
ADD	OR	ADC	SBB	AND	SUB	XOR	CMP
ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
TEST	-	NOT	NEG	MUL	IMUL	DIV	IDIV
INC	DEC	CALL	CALL	JMP	JMP	PUSH	-
	ADD ROL TEST	ADD OR ROL ROR TEST —	ADD OR ADC ROL ROR RCL TEST - NOT	ADD OR ADC SBB ROL ROR RCL RCR TEST — NOT NEG INC DEC CALL CALL	ADD OR ADC SBB AND ROL ROR RCL RCR SHL/SAL TEST — NOT NEG MUL INC DEC CALL CALL JMP	ADD OR ADC SBB AND SUB ROL ROR RCL RCR SHL/SAL SHR TEST — NOT NEG MUL IMUL INC DEC CALL CALL JMP JMP	ADD OR ADC SBB AND SUB XOR ROL ROR RCL RCR SHL/SAL SHR SHL/SAL TEST - NOT NEG MUL MUL DIV INC DEC CALL CALL JMP JMP PUSH

- 186 only instruction

iAPX 86/88/186 Instruction Set Matrix

Н	Lo							
	8	9	A	В	С	D	E	F
0	OR b.f.r/m	OR w f.r/m	OR blr/m	OR w.t.r/m	OR b.i	OR w.i	PUSH	1
1	SBB b1:r/m	SBB w.l.r/m	SBB b.t.r/m	SBB w.t.r/m	SBB b.i	SBB w.i	PUSH DS	POP DS
2	SUB b.f r/m	SUB w.l.r/m	SUB b.t.r/m	SUB w.t.r/m	SUB b.i	SUB w.i	SEG CS	DAS
3	CMP b.f.r/m	CMP w.f.r/m	CMP b.t.r/m	CMP w.t.r/m	CMP b.i	CMP w.i	SEG DS	AAS
4	DEC AX	DEC CX	DEC DX	DEC BX	DEC SP	DEC BP	DEC	DEC DI
5	POP AX	POP CX	POP DX	POP BX	POP SP	POP BP	POP SI	POP DI
6	PUSH	IMUL r.iw.r/m	PUSH 15	JUMI mitet	INS b	INS w	OUTS	OUTS
7	JS	JNS	JP/ JPE	JNP/ JPO	JL/ JNGE	JNL/ JGE	JLE/ JNG	JNLE/ JG
8	MOV b.f.r/m	MOV w.f.r/m	MOV b.t.r/m	MOV w.t.r/m	MOV sr.f.r/m	LEA	MOV sr.t.r/m	POP r/m
9	CBW	CWD	CALL i.d	WAIT	PUSHF	POPF	SAHF	LAHF
A	TEST b,i	TEST w.i	STOS b	STOS W	LODS b	LODS	SCAS b	SCAS W
8	MOV i AX	MOV 1 CX	MOV I - DX	MOV i → BX	MOV i → SP	MOV i → BP	MOV I → SI	MOV i DI
С	ENTER iw,ib	LEAVE	RET I.(i-SP)	RET I	INT Type 3	INT (Any)	INTO	IRET
D	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7
E	CALL	JMP d	JMP i.d	JMP si.d	IN v.b	IN v.w	OUT v.d	OUT v.w
F	CLC	STC	CLI	STI	CLD	STD	Grp 2 b.r/m	Grp 2 w.r/m

- byte operation
- direct
- . from CPU reg
- = immediate
- ia inimed to accum.
- immediate byte id = indirect
- is immed, byte sign ext.
- = immediate word
- = long ie. intersegment m = memory
- r/m = EA is second byte
- si = short intrasegment sr = segment register
- = to CPU reg
- · variable
- word operation
- z = zero

Clocks for MOD186 Operation

FUNCTION	FORMAT	186 Clock Cycles
GAIA TRANSFER HOT - More		
Register to Register Memory	1 0 0 0 1 0 0 a modern 1 m	2/12
Register memory to register	1 0 0 0 1 0 1 =	2/9
immeduta to register memory	1100011 = res000 in cas dese	12-13
knowedure to register	1011 e reg cra crate-1	3-4
Memory to accumulator	1010000 = 2000 20000	9
Accumulator to memory	1 0 1 0 0 0 1 e 255 2m 255 545	8
Register memory to segment register	10001110 00000 10	29
Segment register to register momory	1 0 0 0 1 1 0 0 mot 0 reg rm	2/11
PUEX - Pest		
Memory	[1111111 red110 m]	16
People	0 1 2 1 0 'e;	10
Segment register	0 0 0 reg 1 1 0	9
Immediate	01101010 664 66346-0	10
PUBLIC - PUBLIS	01100000	.9 38
POP - Pop:		
Memory	1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	20
Register	0 1 0 1 1 (0)	10
Segment register	0 0 0 reg : 1 1 (reg + C1)	8
POPL = Pop All	51100001	51
XDM - Enthante.		4/17
Register memory with register	1 0 0 0 0 1 1 - mosreg (m	3
Register with accumulator	1 0 0 1 0 109	'
IX - laged from:		10
Fixed port	1 1 1 0 0 1 0 m port	"
Vs: she port	1110110	°
DUT - Output to		وا
Fard port	1 1 1 0 0 1 1 w pert	7
Vanuability port	11101110	l ú
ILM - Vancing type to 44	11010111	1 6
ULA - Lead & to register	1 0 0 0 1 1 C 1 modie; ra	16
LDS ~ Load pointer to DS	1 1 0 0 0 1 0 1 mod reg (mod - 11)	18
LES - Lead pointer to ES	1 1000100 modes (m) (mod - 11)	2
LANF - Load AN extrags	10011111	3
SAME - Store An eto Fags	10011110	9
PUDIO - PLANTAGE	10011100	
POPF - Pro Tags	10011101	

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

Clocks for MOD186 Operation

FUNCTION	FORMAT	186 Clock Cycles
ARITHMETIC ADD = A44		
Reg memory with register to either	0 0 0 0 0 0 0 0 0 000 000 000 000	3/10
Immediate to register memory	1 0 0 0 0 0 s = mp1000 rm dra drais= 01	4/16
immediate to accumulator	0 0 0 0 0 1 0 e Cata Cata 1 cata 1 1	3/4
ADC = Add with carry. Feg memory with register to either	0 0 0 1 0 0 c a mudrey rm	3/10
Immediate to register memory		
Immediate to accumulator	0 0 0 0 0 0 s m moc010 cm cata dam 01	4/16 3/4


DEC - Increment		
Register memory	1 1 1 1 1 1 1 mod 000 /m	3/15
Register	0 1 3 0 0 100	3
SUB - Subtract		
Regimensity and register to either	0 0 1 0 1 0 a w modres (m	3/10
immedute from register memory	1 0 0 0 0 0 s a most 01 in crs crs crs 45 a - 01	4/16
immediate from accomplator	0 0 1 0 1 1 0 m cra cra coute - 1	3/4
SSS - Subtract with borrow		
Reg memory and register to email	0 0 0 1 1 0 0 modies in	3/10
Immediate from register memory	1 0 0 0 0 0 s = mod 011 im 023 02545 m · 01	4/16
יטועטייטטא חביל פוג לפיינית!	0 0 0 1 1 1 0 e Cara Crafe : 1	3/4
DEC - Decrement Register memory	1111111 more 11 m	
Register		3/15
	0 1 0 0 1 109	3
CHP « Compare		
Pergister memory with register	0 0 : 1 1 0 1 w moding im	3/10
Register with register memory	0 0 1 1 1 0 0 w mosters im	3/10
purseouse with refresh themony	1 0 0 0 0 0 0 1 mod 111 im cara cara den 01	3/10
purpoperate with economistics	0 0 1 1 1 0 e Cata Cata de -1	3/4
MEG = Change sign	1111011a mocoli (m	3
AM - ACC I adjust for add	0 0 1 1 0 1 1 1	8
DAA - Decimal adjust for add	0 0 1 0 0 1 7 1	4
MS - ASCII adjust for subtract	0 0 1 1 1 1 1	7
DAS - Decimal adjust for subtract	00101111	4
HUL - Multipy (undigned)	[111011m] mos100 (m]	33-0
Register Byte	1 1 1 0 1 1 w mos 100 cm	26-28
Register Word	1	35-37
Memory Myre Memory Myre		32-34
	NT 10 10 10 10 10 10 10 10 10 10 10 10 10	41-43
MUL - Integer multiply (signed)	1 1 1 1 0 1 1 w mod 101 cm	
Register Byte Register Word		25-28
Memory Byte		34-37
Hemory Word	1	31-34 40-43
BICIL - Integer encredute multiply (septed)	0 1 1 0 1 0 1 1 mod reg : 21 Gata	22-25/29-32
···		
IV - Ovide (insigned) Ngistar Byta	1 1 1 1 0 1 1 w POS 110 cm	00
legister Word		29 38
Across Byta		35
Aemory Word	tructions not available in iAPX 86, 88 microsystems	44

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems

Clocks for MOD186 Operation

FUNCTION	FORMAT				186 Clock Cycles
AAITHMETIC (Continue): IDIY - Integer doors (signed)	11110114	F04111 (B)			44-52
Register Byte Register Word					53-61
Memory Byte				1	50-58
Memory Word AAM - ASSO adjust for multiply	11010100				59-67
AAD - ASCI adust for dwar	1 16 10 10 1				19 15
CBW - Convert by 4 to 4014	10011000				2
DWO - Convert word to cauble word	10011001				4
LOSIE					
Shift Receip testractions: Pegitier Memory by 1	1101000.	red titler			2/15
Pegster Marroy to CL	11010002	no III in			5 · n 17 · n
Register Memory by Court	1100000	med (III im	rount		5+n/17+n
		III teste			
		010 A 011 A 100 Da	31 52 54 54 64		
MO = And					3/10
Regimenary and register to entrol	00.0000	nodreg in		Office 1	4:16
Immediate to repoter memory	, 0000000	m100 in	Grafa - 1	data to 1	3/4
immediate to accumulator	0010010	643	2234 #		3.4
T(\$1 - And function to Eags, no result					3:10
Register memory and register	1000010 .	maney em	т	crata-1	4/10
immed, to cate and register memory	1111011.	mpt 000 1 m	284	CP3-1A	3/4
Investigate data and accumulates	1010.00-	529	drain 1		3.4
04-0					
Roy memory and register to either	0 0 0 0 1 0 4 4	mostry im		COLLANT	3/10 4/16
Immediate to register memory	1000000 -	L0150, 14	Cita .	CALL 1 - 1	3/4
Immediate to accumulation	0 0 0 0 1 1 0 =	313	2244		34
ECR - Estimates or:					3/10
Regimemory and register to either	0011004	modileg in			
emmediate to register memory	1000000-	restito en	Cr's	cast e · 1	4/16
temporite to ancumulation	06.1010 .	699	crain-1		3/4
NOT - Invert register memory	1111011 =	m(d010 +m	K.		3
STRAIG MANIPULATION MOVS - Move both word	10100:0.	l			14
STRING MANIFOLISTICS	1010010.				14 22
STRING MANIPULATION MOVS - Move byte word					
STRONG MANUFACTOR MOYS - Move byte word CMPS - Compare byte word	1010011.				22
STRING MAKEPULATION MOVS - Move type word CMPS - Completifyte word SCAS - Sountyte word LOOS - Loud tyte word AL	1010011.				22 15
STRING HANDILATION NOTS - Move byte word CMPS - Compare byte word SCAS - Soun byte word	1010110				22 15 12

Shaded areas indicate instructions not available in iAPX-86, 88 microsystems



Clocks for MOD186 Operation

FUNCTION	FORMAT	188 Clock Cycles
STRING MANIPULATION (Comments		
Repeated by cours in CK MOVS Move string	1111001010101010	8+8n
CMPS Congaresting	1111001/1010011	5 • 22n
KAS Scarping	1110011 [2010112]	5 - 15n
LOOS CONTENTO	[1110010]1001104	6+11n
STOS Statesting	1	6+9n
IIIS - Pout street	1111001010110110#	
		8+8n
DUTS - Output strong	11110010 01110111	8+8n
CONTROL TRANSFER		
CALL - Cas		1
D-ect with a segment	1 1 1 0 1 0 0 0 C10 tm C14 0 C1	14
Register methody indirect within segment	11111111 0001010	13/19
Overt intersegment	1 0 0 1 1 0 1 0 segment chart	23
	segment selector	
industrial characteristics	1 1 1 1 1 1 1 mod011 rm (mod + 11)	38
JMP = Onconditional jump		
Short long	11101011 01010	13
Direct within segment	1 1 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	13
Pegates memory industry within segm	est 1111111 contents	11/17
Diet intersegment	1 1 1 0 1 C 1 3 segment priset	13
	Mg-87 M6774	1
погед панирпен	1 11 11 11 1	26
RET = Ratura Iram CALL		
דשרקטו ריה מ	11000011	16
Within seglationg immed to SP	1 1 0 0 0 0 1 ft data for Cara high	18
eferegnert	1 100 0 1 1	22
imenungment appling immediate to SP	1 1 0 0 1 0 1 0 Cra ton Cra ton	25


Shaded areas indicate instructions not available in APX 86, 88 microsystems

Clocks for MOD186 Operation

13

FUNCTION	FORMAT	186 Clock Cycles
CONTROL TRANSFER (COMMENT)		
A R - Mireson	0 1 1 0 1 0 0 610	4/13
A AGE - MITTER THE BALL	0 1 1 1 1 1 0 0 6:2	4/13
At Mi-way three repair	0 1 1 1 1 1 1 0 610	4/13
APM - MARKET PROPERTY	0:110010 0:0	4/13
AL PA surprises year trace	0 1 1 1 0 1 1 0 219	4/13
PRI-servence	01111010	4/13
A) - Artistetos	0 1 1 1 0 0 0 0 0 0 0 0 0 0 0	4/13
S-MINT	0 1 1 1 1 0 0 0 013	4/13
MI MI - Normanaman	0 1 1 1 0 1 0 1 619	4/13
AL MI - Der verpresen	0 1 1 1 1 0 1 050	4/13
DOLLIN - ESTA CHEST CONTRACTOR	0 1 1 1 1 1 1 1 0:5	4/13
JAB JAE - Arter to tech poet mead	0 1 1 1 0 0 1 1 610	4/13
DOL A - Artor retries no a 2004	0 1 1 1 0 1 1 1 650	4/13
DO DO - ACCORDINA	0 1 1 1 1 0 1 1 610	4/13
JAD - surprinteette	0 1 1 1 0 0 0 1 0 10	4/13
DIS - Art protein	0 1 1 1 1 0 0 1 010	4/13
LOOP - Long Chines	1 1 1 0 0 0 1 0 610	5/15
LOGPZ LOGPT - Log et em : ma	11100001 630	6/16
LOGPAZ LOGPAZ - izpetententen	1 1 1 0 0 0 0 3 6:0	6/16 16
JCRZ - Emporti am	1 1 1 0 0 0 1 1 610	5
DITTER - Estat Procedure	1 1001000 essive catatop	
L-0 L-1		15 25
Lol .		22 + 16(n - 1
LEAST - Laure Procedure	1 100 100 1	8
DIT = leterrept.	The second secon	
Non-specified	1 1 0 0 1 1 0 1 Not	47
1,003	1100:100	45
INTO - Interrupt on overflow	1 1001110	48/4
OUT - Interrupt return	11001111	28
80080 - Detect value out of range	0 1 1 0 0 0 1 0 mod reg rm	33-35

aded areas indicate instructions not available in iAPX-86, 88 microsystems





3065 Bowers Avenue, Santa Clara, California 95051 (408) 987-8080 Printed in U.S.A.